Power MOSFET 40 V, 136 A, Single N-Channel, D²PAK

Features

- Low R_{DS(on)}
- High Current Capability
- Low Gate Charge
- This is a Pb–Free Device

Applications

- Electronic Brake Systems
- Electronic Power Steering
- Bridge Circuits

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

Paran	Symbol	Value	Units		
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltage	е		V_{GS}	±20	V
Continuous Drain	Steady T _C = 25°		I _D	136	Α
Current – $R_{\theta JC}$ (Note 1)	State	$T_C = 100^{\circ}C$		96	
Power Dissipation – R _{θJC} (Note 1)	Steady State T _C = 25°C		P _D	167	W
Pulsed Drain Current $t_p = 10 \mu s$			I _{DM}	258	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 175	°C
Source Current (Body Diode) Pulsed			IS	75	Α
Single Pulse Drain-to Source Avalanche Energy – (V_{DD} = 50 V, V_{GS} = 10 V, I_{PK} = 45 A, L = 1 mH, R_G = 25 Ω)			EAS	1000	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T _L	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Units
Junction-to-Case (Drain)	$R_{\theta JC}$	0.9	°C/W

1. Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).





ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} TYP	I _D MAX (Note 1)	
40 V	$3.5~\text{m}\Omega$ @ $10~\text{V}$	136 A	

N-Channel





D²PAK CASE 418B STYLE 2



MARKING

NTB5404N = Specific Device Code G = Pb-Free Device A = Assembly Location

Y = Year WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping†
NTB5404NT4G	D ² PAK (Pb-Free)	800 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS			•				
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu A$		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				34		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ
		$V_{DS} = 40 \text{ V}$	T _J = 100°C			10	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{G}$	_S = ±30 V			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.5		3.5	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-8.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V,	_D = 40 A		3.5	4.5	mΩ
		$V_{GS} = 5.0 \text{ V},$	I _D = 15 A		5.1	7.0	1
Forward Transconductance	9FS	V _{DS} = 10 V,	_D = 15 A		35		S
CHARGES AND CAPACITANCES	•				•	•	•
Input Capacitance	C _{ISS}				4300	7000	pF
Output Capacitance	C _{OSS}	$V_{GS} = 0 \text{ V, f} = V_{DS} = 3$	1.0 MHz,		1075	1700	
Reverse Transfer Capacitance	C _{RSS}	VDS - 0	~		450	1000	
Total Gate Charge	Q _{G(TOT)}				125		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 10 V, V _I	ns = 32 V,		5.5		7
Gate-to-Source Charge	Q _{GS}	$I_D = 40 \text{ A}$			12.5		
Gate-to-Drain Charge	Q_{GD}				55		
SWITCHING CHARACTERISTICS, Vo	_{SS} = 10 V (Note	3)					
Turn-On Delay Time	t _{d(ON)}				10		ns
Rise Time	t _r	V _{GS} = 10 V, V _I	nn = 32 V,		65		
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = 10 \text{ V}, V_{I}$ $I_{D} = 40 \text{ A}, R_{O}$	$_{\rm G} = 2.5 \Omega$		85		
Fall Time	t _f				85		
SWITCHING CHARACTERISTICS, Vo	ss = 5 V (Note 3)			•		•
Turn-On Delay Time	t _{d(ON)}				25		ns
Rise Time	t _r	$V_{GS} = 5 \text{ V}, V_{D}$	_D = 20 V,		175		1
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 20 \text{ A}, R_G = 2.5 \Omega$			46		
Fall Time	t _f				62		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.8	1.1	V
		$I_{S} = 20 \text{ A}$ $T_{J} = 125$			0.65		
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_{SD}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 20 \text{ A}$			75		ns
Charge Time	t _a				38		7
Discharge Time	t _b				38		
Reverse Recovery Charge	Q_{RR}				140		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES



200 $V_{DS} \ge 10 \text{ V}$ 175 ID, DRAIN CURRENT (AMPS) 150 125 100 75 $T_J = 25^{\circ}C$ 50 25 125° $T_J = -55^{\circ}C$ 0 2 6 10 3 4 8 9 5 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance





Figure 10. Diode Forward Voltage vs. Current

PACKAGE DIMENSIONS

D²PAK


CASE 418B-04 **ISSUE H**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. 418B-01 THRU 418B-03 OBSOLETE, NEW STANDARD 418B-04.


	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.340	0.380	8.64	9.65		
В	0.380	0.405	9.65	10.29		
С	0.160	0.190	4.06	4.83		
D	0.020	0.035	0.51	0.89		
E	0.045	0.055	1.14	1.40		
F	0.310	0.350	7.87	8.89		
G	0.100 BSC		2.54 BSC			
Н	0.080	0.110	2.03	2.79		
J	0.018	0.025	0.46	0.64		
K	0.090	0.110	2.29	2.79		
L	0.052	0.072	1.32	1.83		
M	0.280	0.320	7.11	8.13		
N	0.197 REF		5.00 REF			
Р	0.079 REF		2.00	2.00 REF		
R	0.039 REF		0.99	REF		
S	0.575	0.625	14.60	15.88		
V	0.045	0.055	1.14	1.40		

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN



VIEW W-W

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.